{
"attributes": [],
"course": {
"begin": "F2016",
"courseIdentifierParentId": 296610,
"courseNumber": "64",
"courseTitle": "Introduction to Logic Design",
"department": "Electrical and Electronic Engineering",
"departmentParentId": 4510,
"end": "",
"maxUnits": 4.0,
"minUnits": 4.0,
"pathways": [],
"prefix": "EEE",
"prefixDescription": "Electrical and Electronic Engineering",
"prefixParentId": 3674
},
"courseAttributes": [],
"receivingAttributes": [],
"sendingArticulation": {
"attributes": [],
"courseGroupConjunctions": [],
"deniedCourses": [],
"items": [],
"noArticulationReason": "No Comparable Course",
"type": "SendingArticulation"
},
"templateOverrides": [],
"type": "Course",
"visibleCrossListedCourses": [
{
"begin": "F2016",
"courseIdentifierParentId": 276201,
"courseNumber": "64",
"courseTitle": "Introduction to Logic Design",
"department": "Computer Engineering",
"departmentParentId": 3045,
"end": "",
"maxUnits": 4.0,
"minUnits": 4.0,
"pathways": [],
"prefix": "CPE",
"prefixDescription": "Computer Engineering",
"prefixParentId": 2886
}
]
}