{
"attributes": null,
"course": {
"begin": "Su2017",
"courseIdentifierParentId": 57248,
"courseNumber": "112",
"courseTitle": "Fundamentals of Digital Logic Design",
"department": "Engineering Science",
"departmentParentId": 4858,
"end": "",
"maxUnits": 1.0,
"minUnits": 1.0,
"pathways": [],
"prefix": "EE",
"prefixDescription": "Electrical Engineering",
"prefixParentId": 13745
},
"courseAttributes": null,
"receivingAttributes": null,
"sendingArticulation": null,
"templateOverrides": null,
"type": "Course",
"visibleCrossListedCourses": null
}