{
"attributes": null,
"courseAttributes": null,
"receivingAttributes": null,
"sendingArticulation": null,
"series": {
"conjunction": "And",
"courses": [
{
"begin": "F2018",
"courseIdentifierParentId": 363937,
"courseNumber": "2300",
"courseTitle": "Digital Logic Design",
"department": "Electrical and Computer Engineering",
"departmentParentId": 4506,
"end": "",
"id": "c0b332eb-a5e5-46f7-00bd-08deaabca348",
"maxUnits": 3.0,
"minUnits": 3.0,
"pathways": [],
"position": 0,
"prefix": "ECE",
"prefixDescription": "Electrical and Computer Engineering",
"prefixParentId": 772
},
{
"begin": "F2018",
"courseIdentifierParentId": 363938,
"courseNumber": "2300L",
"courseTitle": "Digital Logic Design Laboratory",
"department": "Electrical and Computer Engineering",
"departmentParentId": 4506,
"end": "",
"id": "d77588b3-a60a-45e8-00be-08deaabca348",
"maxUnits": 1.0,
"minUnits": 1.0,
"pathways": [],
"position": 1,
"prefix": "ECE",
"prefixDescription": "Electrical and Computer Engineering",
"prefixParentId": 772
}
],
"name": "ECE 2300, ECE 2300L",
"seriesPathways": []
},
"seriesAttributes": null,
"templateOverrides": null,
"type": "Series",
"visibleCrossListedCourses": []
}