{
"attributes": [],
"course": {
"begin": "F2018",
"courseIdentifierParentId": 363938,
"courseNumber": "2300L",
"courseTitle": "Digital Logic Design Laboratory",
"department": "Electrical and Computer Engineering",
"departmentParentId": 4506,
"end": "",
"maxUnits": 1.0,
"minUnits": 1.0,
"pathways": [],
"prefix": "ECE",
"prefixDescription": "Electrical and Computer Engineering",
"prefixParentId": 772
},
"courseAttributes": [],
"receivingAttributes": [],
"sendingArticulation": {
"attributes": [],
"courseGroupConjunctions": [],
"deniedCourses": [],
"items": [
{
"attributes": [],
"courseConjunction": "And",
"items": [
{
"attributes": [],
"begin": "F2016",
"courseIdentifierParentId": 57442,
"courseNumber": "2449",
"courseTitle": "Digital Logic Laboratory",
"department": "Electrical and Computer Engineering",
"departmentParentId": 4507,
"end": "",
"maxUnits": 1.0,
"minUnits": 1.0,
"pathways": [],
"position": 0,
"prefix": "EE",
"prefixDescription": "Electrical Engineering",
"prefixParentId": 5975,
"publishedCourseIdentifierYearTermId": null,
"requisites": [],
"type": "Course",
"visibleCrossListedCourses": []
}
],
"position": 0,
"type": "CourseGroup"
}
],
"noArticulationReason": null,
"type": "SendingArticulation"
},
"templateOverrides": [],
"type": "Course",
"visibleCrossListedCourses": []
}